Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Verilog / VHDL Designers anheuern

Filter

Meine letzten Suchanfragen
Filtern nach:
Budget
nach
nach
nach
Fähigkeiten
Sprachen
    Jobstatus
    6 Jobs gefunden, Preisgestaltung in EUR

    I work for a company that builds Air Cooled Heat Exchangers. We pressure test all of our units before they leave the plant to ensure they hold pressure without any leaks. To improve safety, we are going to a fully automated test system, which is to be controlled by a DAQ system using a Laptop. I am looking for someone to write me two separate (but very similar) LabView programs for both of the te...

    €3409 (Avg Bid)
    €3409 Durchschn. Gebot
    22 Angebote
    aurdino project 5 Tagen left

    Build a robot connecting circuits and programming

    €928 (Avg Bid)
    €928 Durchschn. Gebot
    25 Angebote
    H.264/H.265 decoder 4 Tagen left
    VERIFIZIERT

    The project is to design a video decoder for H.264/265 in ASIC design Performance requirement 1080p30 x 8 channels

    €3959 (Avg Bid)
    €3959 Durchschn. Gebot
    9 Angebote

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    €342 (Avg Bid)
    €342 Durchschn. Gebot
    3 Angebote
    DMA controller for AXI4 3 Tagen left
    VERIFIZIERT

    This project is to design a DMA engine for the AMBA4 system. The engine has one 512b AXI4 master and one 32b AXI4-lite configuration interface. The engine supports following DMA mode: • 1D mode: Single continuous block • 2D mode: multiple continuous blocks equally spaced. • 3D mode: multiple 2D block equally spaced. • Interleaving mode: read multiple blocks and send out interl...

    €446 (Avg Bid)
    €446 Durchschn. Gebot
    10 Angebote

    Design and simulate a typical RF Telecommunication receiver system IN SIMULINK/MATLAB/LABVIEW

    €136 (Avg Bid)
    €136 Durchschn. Gebot
    32 Angebote