Find Jobs
Hire Freelancers

Coding in SystemVerilog and UVM

$750-1500 USD / hour

Geschlossen
Veröffentlicht vor fast 9 Jahren

$750-1500 USD / hour

Occasional Verilog or System Verilog code writing. For example, monitors, drivers, agents or small testbenches
Projekt-ID: 7638419

Über das Projekt

10 Vorschläge
Remote Projekt
Aktiv vor 9 Jahren

Möchten Sie etwas Geld verdienen?

Vorteile einer Ausschreibung auf Freelancer

Legen Sie Ihr Budget und Ihren Zeitrahmen fest
Für Ihre Arbeit bezahlt werden
Skizzieren Sie Ihren Vorschlag
Sie können sich kostenlos anmelden und auf Aufträge bieten
10 Freelancer bieten im Durchschnitt $767 USD/Stunde für diesen Auftrag
Avatar des Nutzers
Hi Kamayani You want coding on system verilog UVM or you want work, please confirm me on Skype shobhitkapoor is my Skype I'd, I have work and I work as well. Thanks Sk
$750 USD in 20 Tagen
4,7 (10 Bewertungen)
4,2
4,2
Avatar des Nutzers
Hi, We're a team of programmers very well versed in System Verilog. We've been through projects which included assertions, coverage, classes, randomization, interfaces etc.. If you're interested, please inbox us.
$750 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
Hi , I am an expert in verilog , system verilog , Tcl and Perl . Take a moment to review my profile . Ahmed
$750 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
I'm an senior electronic engineer with more than nine years of experience working with FPGAs, HDLs, Digital Design, DSP, embedded, ... I have worked as a R&D engineer designing equipment for RF microwave using software defined radio concepts, implementing them into FPGAs. I developed a channelized system using FPGAs (including DSP, comm. control). It was developed a break-in system also who has a patent application. I've used high density design for FPGAs, using up to 99% of consumption, Also, I've developed small projects like battery charges with altera tools, quad encoders, test of IPs for fabrication and other small projects., PD.: Change the hour rate, you put 750 per hour
$750 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
I recently finished my fourth year of undergraduate electrical engineering at Carleton U. Over the past two years, I have taken many courses and done quite a few projects with Verilog. I am confident I can apply the skills I've gained in digital integrated electronics to more complex projects.
$833 USD in 5 Tagen
5,0 (1 Bewertung)
0,0
0,0
Avatar des Nutzers
I have completed verifying 2 small projects using UVM methodology and Systemverilog. I built the whole environment for both projects and verified them both. I am a full-time freelancer and I can work 40hrs/week. Provided my flexible schedule and experience, I hope to have a chance to know better about the project and i'm willing to renegotiate for salary if necessary (so you can have a satisfactory service with reasonable price)
$750 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
Hi, Basically I have hands on experience in development of Verification test bench or test bench components like driver, monitor, agent, sequences, test cases using System Verilog and UVM. And I would like to start this work without any advance payment. If you like my work then after completion of 50% of work I'll ask for the payments. I have developed a sample test bench so if you want to look into it. provide your mail id. So I'll provide you and based on that you can have idea about my experience and knowledge. Regards, Keyur
$750 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
I am working with Synopsys as an ASIC Digital design/verification Engineer. I have the relevant skills to complete the project.
$750 USD in 10 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
I've been working on Design Verification for more than 4 years with multinational corporation, and have a solid understanding of SystemVerilog and UVM. The code that I write is clean, commented, documented and well organized. I am also a rigourous person and pay attention to details, espacially during the planning phases.
$750 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0
Avatar des Nutzers
Hi, Thanks for your time for reading our personal message. We have worked in developing test bench from Scratch using OVM/UVM for several IPs. As the project was more related to us and in our scope we look forward to have a discussion with you. Looking forward for your favor reply. BR DVIGURUS About us: We are professional engineers, all having 6+ years of experience in semiconductor domain experts in Design, Verification and Validation of the design.
$833 USD in 20 Tagen
0,0 (0 Bewertungen)
0,0
0,0

Über den Kunden

Flagge von INDIA
India
0,0
0
Mitglied seit Mai 9, 2015

Kundenüberprüfung

Danke! Wir haben Ihnen per E-Mail einen Link geschickt, über den Sie Ihr kostenloses Guthaben anfordern können.
Beim Senden Ihrer E-Mail ist ein Fehler aufgetreten. Bitte versuchen Sie es erneut.
Registrierte Benutzer Veröffentlichte Jobs
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Vorschau wird geladen
Erlaubnis zur Geolokalisierung erteilt.
Ihre Anmeldesitzung ist abgelaufen und Sie wurden abgemeldet. Bitte melden Sie sich erneut an.