Vhdl project

A highly-skilled FPGA engineer with 7+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. Founder of FPGA4student. Expertise: FPGA, Verilog, VHDL, Xilinx ISE, Vivado, Altera Quartus, Modelsim, Logisim, CEDAR, MIPS Assembly, PLP Tools, Qtspim, MARS, PCB Design, Altium Designer, OrCAD, PSpice, Proteus, Arduino, CMOS VLSI Design, Cadence Virtuoso, Layout XL, Digital IC Design from RTL to GDSII, Analog IC Design.

Dear sir I have more than 10 years experience in digital design using vhdl please check my profile also please message me so that we can discuss Best regards

.................................................................................................................................................................

Hi there, I have read your project description and i'm confident i can do this project for you perfectly.I still have a few questions. please leave a message on my chat so we can discuss the budget and deadline of the project. Thanks

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsuba multiplier, Nintendo design, encryption algorithm like Sax Hash, Bernstein Hash, HummingBird...Also, I participated in a Walker Recognition project(data from Camera to Human Detection(image processing-HOG feature and Adaboost) and display in VGA). Besides,,I implemented the image conpression (wavelet transform). Aslo, I have experience in coding Booth multiplier and very familiar with Xilinx tools like ISE. and Vivado. Therefore, I can simulation the projecthe in behavior, post-syntheize... with free hesitation. I am also have experience of freelancer here: https://www.freelancer.com/u/ducdctoandh.html Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price. Thank you.

Hi,dear. I've just checked all requirements of your project 'Vhdl project'. I'm a senior software developer and I'm able to fulfill your project requirements ,you may be interested in me. Please come in contact so that we can discuss more for further details... Skills: C Programming, Electrical Engineering, Engineering, FPGA, Verilog / VHDL

I am an experienced digital design engineer with VHDL knowledge. As part of this work I'll design the requested state machine and test the design in a testbench using ModelSIM. I'll need the provided files to you on "blackboard" for x and y coordinates. Drop a line over chat if you have any questions, kind regards,

I can do this project. I have experience of this. I can satisfy you perfectly. Please contact me and discuss in detail.

We are experienced engineers having hands on experience in bringing knowledge to real time implementation using Verilog, VHDL and System Verilog. Looking forward to discuss with you in more detail about the FSM design.