Implement the IBM RS/6000 FP Multiply-Add-Fused (MAF) Functional Unit
A VLSI design
just need some help on the verilog code in vivado, then i will do it into the encounter.
25 Freelancer bieten im Durchschnitt $229 für diesen Job
Dear sir I have more than 9 years experience in digital design using Verilog, please check my profile, also please message me so that we can discuss Best regards
Hi you, I have just completed one project about MCU design. And i have certificate of xilinx about design. So, I think i can help you in this project Thanks, Vu