Programmed a 24 bit RISC CPU using VHDL on Xilinx Spartan 6
von
dcorreia
Dateityp wird nicht unterstützt
● Designed custom instruction set supporting: data transfer, arithmetic, logic, comparison, transfer/control ● Resolved timing conflicts using test benches and Xilinx ISE simulator for debugging ● Successfully synthesized and implemented CPU on Xilinx Spartan 6 board
Über Mich
Please visit [login to view URL]
NEUER FREELANCER
