Verilog / VHDL Designers zum Anheuern in China
8 Ergebnisse angezeigt
Gesponserte Freelancer
-
I am a Goal-Oriented Senior Digital ASIC/FPGA Engineer with 13+ years of experience. Several work experience enable me to pick up and own new concepts to contribute with innovative work. Profiency in UART,SPI,I2C,etc interface. Verilog -- Reliable and efficient code for simulation and synthesis, mainly for Xilinx and...I am a Goal-Oriented Senior Digital ASIC/FPGA Engineer with 13+ years of experience. Several work experience enable me to pick up and own new concepts to contribute with innovative work. Profiency in UART,SPI,I2C,etc interface. Verilog -- Reliable and efficient code for simulation and synthesis, mainly for Xilinx and Altera FPGAs. Also with experience in writing Verilog for ASIC. High awareness of device targetting in source code. Careful and secure clock domain crossings. Perl/tcl/Make -- familiarity with the language,can write simple script to enhance the work efficiency Circuit Board -- work closely with Hardware Design Engineer to discuss the system design. weniger
magicwind
anheuern
-
Good at programming in various languages. eg: C, C++, Python, JS and so on. Good at Network Security Good at Crypto, NFT protocol and so onGood at programming in various languages. eg: C, C++, Python, JS and so on. Good at Network Security Good at Crypto, NFT protocol and so on weniger
flying5
anheuern
-
I am proficient in Verilog design with more than ten years of experience in Verilog logic design. I have a strong command of embedded software and hardware design and possess extensive experience in embedded software and hardware debugging.I am proficient in Verilog design with more than ten years of experience in Verilog logic design. I have a strong command of embedded software and hardware design and possess extensive experience in embedded software and hardware debugging. weniger
CangLiu
anheuern
-
Systematically learned about computer science and have experience in algorithm competitions and CTF competitions. Focused on operating system, compiler, hardware system related content, and some simple data structure design - linked list, heap, SBT, etc. Can do software-backend works, familiar with...Systematically learned about computer science and have experience in algorithm competitions and CTF competitions. Focused on operating system, compiler, hardware system related content, and some simple data structure design - linked list, heap, SBT, etc. Can do software-backend works, familiar with Django/Springboot. Participated in ASC22 and was responsible for the Yuan Large Language Model Challenge. I learned the basic knowledge of DeepSpeed and Megatron-LM, understood several optimization methods mainly used in the training process of very large models, and used this method for subsequent training and parameter adjustment. Finally won the second prize in the preliminary round. Responsible for pwn and crypto questions in the team, master basic ROP technology, including ret2shellcode, ret2libc and other stack overflow techniques, and be able to use gadgets; understand the data structure and algorithm of ptmalloc2 memory allocator, and be able to off-by-one, unlink and UAF, etc. Heap utilization methods. Can use cryptography tools to solve some problems related to hash algorithms. Finally won the second prize in the North China Division. weniger
Onlyblacktea
anheuern
-
With system level expertise on processor design/simulation/modeling for audio/vision AI application, covered domains from RISCV processor to audio/vision dsp processor, with ASIP acceleration design skill with verilog/sv/Chisel and TIE/ASIP Designer. From algo porting to digital implementation, with FPGA emulation...With system level expertise on processor design/simulation/modeling for audio/vision AI application, covered domains from RISCV processor to audio/vision dsp processor, with ASIP acceleration design skill with verilog/sv/Chisel and TIE/ASIP Designer. From algo porting to digital implementation, with FPGA emulation . Mastery of rtl language such as verilog,system verilog, chisel with Synopsys HAPS bring-up experience based on Chisel design. Worked at ARM/Tensilica/HiSilicon for decades. weniger
hcruise
anheuern
-
Hi, I am a phd in electronics engineering. My team now works on IC design, BLDC driver and defects detections.Hi, I am a phd in electronics engineering. My team now works on IC design, BLDC driver and defects detections. weniger
caoyuan0908
anheuern
-
As a dedicated and highly skilled freelance computer engineer, I bring a wealth of experience in tackling diverse technical challenges. With a strong foundation in computer science and engineering, I am passionate about leveraging technology to solve complex problems and create innovative solutions.As a dedicated and highly skilled freelance computer engineer, I bring a wealth of experience in tackling diverse technical challenges. With a strong foundation in computer science and engineering, I am passionate about leveraging technology to solve complex problems and create innovative solutions. weniger
DY282
anheuern
-
I have 10 years good experience of hardware development. I have completed a variety of embedded system design and programming by using microcontroller, arm, etc Board PCB design have been completed by using Altium and Protel99SE. My development environment is as follows 1. Microcontroller programming - STM32F - ...I have 10 years good experience of hardware development. I have completed a variety of embedded system design and programming by using microcontroller, arm, etc Board PCB design have been completed by using Altium and Protel99SE. My development environment is as follows 1. Microcontroller programming - STM32F - GD32F - HT32F - TM4C - LM3S - PIC - NUC - Cypress etc 2. Development environment - Keil MDK - Metaware - ADS - Cypress PSoC Creator - mikroC Pro etc 3. Sch and PCB Design environment - Altium - Protel99SE weniger
syfpr163
anheuern
