CPU can access the SRAM by using Load/store instructions through AHB master interface

In a project I have a CPU which was connected with AHB Lite Interconnect and to a SRAM and ROM. So, here CPU can access the SRAM by using Load/Store instructions through AHB/AXI master interface. In this case, the image loading done by frontdoor image loading mechanism.